



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/658,897	09/10/2003	Vijay S. Menon	42P17027	5168

8791 7590 12/16/2005

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

FLOURNOY, HORACE L

ART UNIT PAPER NUMBER

2189

DATE MAILED: 12/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

The instant application having Application No. **10/658,897** has a total of 24 claims pending in the application; there are 6 independent claims and 18 dependent claims, all of which are ready for examination by the examiner.

INFORMATION CONCERNING OATH/DECLARATION

Oath/Declaration

The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in **37 C.F.R. 1.63**.

ACKNOWLEDGEMENT OF REFERENCES CITED BY APPLICANT

As required by **M.P.E.P.** 609(c), the applicant's submission of the Information Disclosure Statement dated **09/10/2003** is acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by **M.P.E.P.** 609(c), a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

REJECTIONS NOT BASED ON PRIOR ART

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims **5-6, 8, 10, 15, 17, 19, 20, 21, 23, and 24** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 5 is rejected because of the following informalities: Claim 5 states, "The method of claim 5..." This claim cannot depend upon itself. Should this claim say "The method of claim 4?" Appropriate correction is required.

Claims 23 and 24 are rejected because of the following informalities: Claim 23 states, "The machine-readable medium of claim 25," and claim 26 states "The machine-readable medium of claim 26." Claims 25 and 26 do not exist in the instant application. Appropriate correction is required.

Claims 6, 8, 10, 15, 17, 19, 20, 21 are rejected because of the following informalities: All of these claims seem to be dependent upon from themselves or themselves. Appropriate correction is required.

REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-24 are rejected under 35 U.S.C. 102(b) as being anticipated by **Kenner et al.** (**U.S. Patent No. 5,903,749** hereafter referred to as **Kenner**).

With respect to independent **claims 1 and 22** and dependent claim **19**,

“A method comprising: executing a speculative read-reordered load instruction;

[Kenner discloses in column 1, lines 25-26, “...these compilers must be able to freely reorder the instructions to be effective. Also see the abstract]

*“...storing memory conflict information **[Kenner discloses in the abstract,***

“storing memory conflict information”] *representing the speculative*

[“preload array entry” (column 4, line 16) / “preload instruction” (column 2,

line 37). Also see “Other Publications” of Kenner] read-reordered load [see

limitation above];

“matching an address of a potentially conflicting load against an address of the

*stored memory conflict information; **[Kenner discloses in the abstract,***

“determining if a memory conflict has occurred between the first address

and the second address using the previously stored memory conflict

information.”]

Art Unit: 2189

"...and invalidating stored memory conflict information with a matching address."

[Kenner discloses in column 17, lines 42-44, "...if a matching entry is found, then the valid indication of that entry is polled. If the valid indication is in the conflict/invalid state. With further respect to claims 22-24, Kenner discloses in column 9, line 60 – column 10, line 3, "...software 335 for execution..."]

With respect to claims 2 and 8, and independent claim 22,

"The method of claim 1, wherein the stored memory conflict information [See rejection of claim 1] is invalidated [Kenner discloses in column 4, line 46, "...the preload array is now invalid."] if the stored memory conflict information has a different value [See column 4, paragraph 4] than the potentially conflicting load [Kenner discloses in column 4, line 46, "...the preload array"]]."

Note: With respect to claim 8, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: *"The processor of claim 7..."*

With respect to claims 3 and 17,

"The method of claim 2, further comprising executing a read re-ordered load check instruction to determine the validity of the speculative read re-ordered load." [Kenner discloses in column 6, lines 7-10 "...each iteration through the loop requires an entry to be created in the preload array in response to

Art Unit: 2189

executing the preload instruction, as well as the invalidation of that entry in response to executing the check instruction.”]

With respect to **claim 4**,

“The method of claim 1, wherein the memory conflict information is stored in a read re-ordered load address table (RRLAT). ” [See FIG. 3, element 390 and column 8, paragraph 1. Kenner discloses in column 8, lines 10-12, “The memory conflict resolution unit includes a conflict resolution circuit coupled to a table.”]

With respect to **claims 5 and 19**,

“The method of claim 5, further comprising updating the stored memory conflict information by setting a validity bit [Kenner discloses in column 3, lines 34-35, “...a valid bit indicating whether the entry currently contains valid data.], in the RRLAT [See rejection of claim 4] to a valid state when new memory conflict information is stored.” [Kenner discloses in column 11, lines 55-57, “The term validity indication is used to refer to any data (e.g., a bit, a string of bits) used to identify whether memory conflict information is valid.”]

Note: With respect to claim 5, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: “*The method of claim 1...*”

With respect to **claim 6**,

Art Unit: 2189

"The method of claim 6, further comprising setting the validity bit to an invalid state ["invalidated"] if a later conflicting load operation [See Tables 1A and 1B] is executed [See FIG. 1]." [Kenner discloses in column 4, lines 12-17, "If the conflict bit of this entry is set, then a memory conflict occurred and flow passes to step 140. Otherwise, flow passes to step 130...As shown in step 130, the preload array entry is invalidated by resetting its valid bit."]

Note: With respect to claim 6, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: *"The method of claim 1..."*

With respect to independent claim 7, and dependent claims 15, 17, and 19

"A processor [See FIG. 1, element 305], comprising: a RRLAT to store memory conflict information representing a speculative read re-ordered load [See FIG. 1, element 345/360 and rejection to claim 4 supra]; and a monitor [Kenner discloses a "conflict resolution circuit" in column 10, paragraph 5 and FIG. 3, element 392] to compare a potentially conflicting load against the stored memory conflict information [See FIG. 1, element 392 and column 20, lines 7-19]."

Note: With respect to claim 15, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: *"The computer system of claim 14..."* With respect to claim 19, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: *"The computer system of claim 18..."*

With respect to **claim 9**,

"The processor of claim 8, wherein the stored memory conflict information is invalidated if the stored memory conflict has a matching address and a different value than the potentially conflicting load." **[Kenner discloses in column 17, lines 42-44, "...if a matching entry is found, then the valid indication of that entry is polled. If the valid indication is in the conflict/invalid state. See also column 19, lines 5-29 and the rejection to claims 2 and 8]**

With respect to **claim 10**,

"The processor of claim 10, wherein the RRLAT [See rejection of claims 1 and 4] is referenced [Note: RRLAT is part of element 345 of FIG. 3. See also the rejection to claims 4 and 5] upon the execution of a read re-ordered load check instruction to determine the validity of the speculative read re-ordered load." **[See rejection of claim 20 below]**

Note: With respect to claim 10, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: "*The processor of claim 7...*"

With respect to **claim 11**,

"The processor of claim 8, wherein the RRLAT [See rejection of claims 1 and 4] may be any one of a direct-mapped, multi-way set associative [Kenner

Art Unit: 2189

discloses in column 16, line 54, “set-associative”, and fully associative data structure [See column 16, paragraphs 2-4].” [Kenner further discloses in column 16, lines 25-26, “This table may be implemented using any form of cache.”]

With respect to **claim 12**,

“The processor of claim 8, wherein the RRLAT [FIG. 7 and also rejection of claims 1 and 4] is portioned among hardware thread contexts.” [Kenner discloses in column 18, lines 3-7, “The dynamic memory conflict resolution unit 705 is shown including a table 710 for storing the memory conflict entries. Although only one storage area in the table 710 is being described, each of the storage areas in the table 710 has associated with it a set of comparators (740) and an AND gate (745). “ The examiner interprets “hardware thread contexts” as analogous to comparators and an AND gate.]

With respect to **claim 13**,

“The processor of claim 8, wherein the RRLAT [See rejection of claims 1 and 4] includes storage locations for an address [Kenner discloses in column 18, lines 7-10, “Each memory conflict entry stored in table 710...], a target register ID [“...has a location identifier field (715)], a value [“...a signature field (720), a width field (722)], and validity information associated with the speculative read re-ordered load.” [“...and a valid indication field (725). See FIG. 7, elements 710, 715, 720, 722, and 725]

With respect to independent **claims 14 and 18**,

"A computer system, comprising: a processor [See FIG. 1, element 305], including: a RRLAT to store memory conflict information representing a speculative read re-ordered load [See rejection of claims 1, 4, and 5]; a monitor to compare a potentially conflicting load against the stored memory conflict information [See rejection of claim 7], and to invalidate the stored memory conflict information if the stored memory conflict information has a matching address and a different value than the potentially conflicting load[Kenner discloses in column 17, lines 42-44, "...if a matching entry is found, then the valid indication of that entry is polled. If the valid indication is in the conflict/invalid state. See also rejections to claims 2 and 3]; and a cache memory." [Kenner discloses in column 16, lines 25-26, "This table may be implemented using any form of cache." With respect to claim 18 Kenner discloses "a memory device coupled to the processor" in FIG. 3, element 310, "Storage Device"]

With respect to independent **claim 16**,

"A computer system, comprising: a first processor; and a second processor, [Kenner discloses in column 1, lines 19-26, "...for execution by one or more processors in the computer system..." Kenner also discloses in column 9, lines 55-58, "While this embodiment is described in relation to a single processor computer system, the invention could be implemented in a multi-processor computer system."] including: a RRLAT to store memory

Art Unit: 2189

conflict information representing a speculative read re-ordered load received from the second processor; [...On certain processors (e.g., superscalar processors, very long instruction word processors, etc.), allowing the compiler to reorder the object code instructions can improve performance by exposing simultaneously executable instructions. However, these compilers must be able to freely reorder the instructions to be effective." Also see "Other Publications" of Kenner] and a monitor to compare a potentially conflicting load received from the first processor against the stored memory conflict information, and to invalidate the stored memory conflict information if the stored memory conflict information has a matching address and a different value than the potentially conflicting load." [See rejection of claim 14 supra]

With respect to **claims 20, 24, 10, and 17,**

"The computer system of claim 22, wherein the monitor unit [Kenner discloses a "conflict resolution circuit" in column 10, paragraph 5 and FIG. 3, element 392] executes a read re-ordered load check instruction [See rejection of claim 1] to test the validity of the speculative ["preload array entry" (column 4, line 16) / "preload instruction" (column 2, line 37). Also see "Other Publications" of Kenner] read re-ordered load."

Note: With respect to claim 17, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: *"The computer system of claim 16..."* With respect to claim 20, for purposes of

Art Unit: 2189

compact prosecution of the instant application, the examiner interprets the claim to mean: “*The computer system of claim 18...*”

With respect to claim 21,

“The computer system of claim 21, further comprising a bus [See FIG. 3, element 315, “Bus”] to control communications [Kenner discloses in column 9, lines 53-55, “The bus 315 represents one or more busses (e.g., PCI, ISA, X-Bus, EISA, VESA, etc.) and bridges (also termed as bus controllers).”] between the processor [See FIG. 3, element 305, “Processor”] and the memory device.” [See FIG. 3, element 310, “Storage Device”]

With respect to claim 21, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: “*The computer system of claim 18...*”

[Note: With respect to claims 22-24, Kenner discloses a machine-readable medium in the abstract. Also see the rejection of claim 1 as well as the claim objections above]

With respect to claims 23 and 24,

“The machine-readable medium of claim 25, the sequence of instructions [Kenner discloses in the abstract, “sequences of instructions”], when executed by the computer system [“When executed by a computer system, the sequences of instructions cause the computer system to perform a

Art Unit: 2189

series of steps...”], further causing the computer system to validate stored memory conflict information with a matching address if the stored memory conflict information has a matching value to the potentially conflicting load [See rejection of claim 19 (5) and column 19, lines 5-29].”

With respect to claims 23 and 24, for purposes of compact prosecution of the instant application, the examiner interprets the claim to mean: “*The machine-readable medium of claim 22...*”

CONCLUSION

Status of Claims in the Application

The following is a summary of the treatment and status of all claims in the application as recommended by **M.P.E.P. 707.07(i)**:

Claims rejected in the Application

Per the instant office action, claims **1-20** have received a first action on the merits and are subject of a first action non-final.

Direction of Future Correspondences

Any inquiry concerning this communication or earlier communication from the examiner should be directed to Horace L. Flournoy whose telephone number is (571) 272-2705. The examiner can normally be reached on Monday through Friday 8:00 AM to 5:30 PM (ET).


Important Note

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don Sparks can be reached on (571) 272-4201. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 746-7239.

Information regarding the status of an Application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or PUBLIC PAIR. Status information for unpublished applications is available through Private Pair only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-2100.

Horace L. Flournoy
Patent Examiner
Art unit: 2189

A handwritten signature in black ink, appearing to read 'Donald Sparks', with a large, stylized initial 'D'.

**DONALD SPARKS
SUPERVISORY PATENT EXAMINER**